Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

FPGAroadmaps's avatar
FPGAroadmaps
Icon for New Contributor rankNew Contributor
3 years ago

FPGA Roadmaps

Hi,

I’m looking for any info (timelines/roadmaps) about FPGAs for PCIe Gen 6 and/or CXL. Can anyone assist?

Thanks

Brady

1 Reply

  • JohnT_Altera's avatar
    JohnT_Altera
    Icon for Regular Contributor rankRegular Contributor
    3 years ago

    Hi,


    There is no timeline for PCIe Gen 6 support.


    For CXL Protocol, you may refer to https://www.intel.com/content/www/us/en/products/details/fpga/intellectual-property/interface-protocols/cxl-ip.html.

    For PCI Gen 5, you may refer to https://community.intel.com/t5/Blogs/Products-and-Solutions/FPGA/Need-PCI-Express-5-0-for-your-next-FPGA-design-Check-out-Intel/post/1385046


    Thanks


Recent Discussions

  • Sameer-sahu's avatar
    Error (209014): CONF_DONE pin failed to go high in device 1.
    8 minutes ago
    Sameer-sahu
  • Asaf_Bloch's avatar
    Cold Temperature Issue
    1 hour ago
    Asaf_Bloch
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    1 hour ago
    BrianSune_Froum
  • Jonas's avatar
    How to Simulate the ADC IP from MAX 10
    2 hours ago
    Jonas
  • MartinMaa's avatar
    The entire ALTPLL configuration interface is glitching. Anyone know how to fix this?
    4 hours ago
    MartinMaa
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo