Forum Discussion
Altera_Forum
Honored Contributor
12 years agoFPGA reset asynchronous or synchronous?
I normally reset all my d-types using their asynchronous input. I have done this for a long time without any issues. The other day I was chatting to someone else and he said it is best practic...
Altera_Forum
Honored Contributor
12 years agoOk thanks. I imagine some tricky ways could be done such as switching off D inputs at some level and applying tristate on reset signal at source.