Altera_ForumHonored Contributor11 years agoFPGA reset asynchronous or synchronous? I normally reset all my d-types using their asynchronous input. I have done this for a long time without any issues. The other day I was chatting to someone else and he said it is best practic...Show More
Altera_ForumHonored Contributor11 years agoThanks Dave - I will have a read of the papers. They look interesting.
Recent Discussionswriting a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devicesabout cyclone 10gx transceiver