Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

FPGA Development Board - strange shift operation behavior

My development board based on: Cyclone IV EP4CE10E22C8N Quartus: 17.0.0 Lite Edition top-level entity code: module led4_reg(clk, led); parameter BASE_LED_SEQUENCE = 12'b000011101101...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

--- Quote Start ---

Hi,

There are a few issues in the code.

--- Quote End ---

Thank you for the response!

Point 1,2 - thank you very much for remarks!

3. I really can't understand why: 


1: led <= led; // will get previous value

but 


1: led <= (led << 1); // can't get previous value

Additionally, the default block never invoked.

Am I understand correctly that I should implement simple latch for storing previous value?