Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

FIR interpolator

Hello guys !! I'm trying to understand the FIR compiler interpolator. I have a complex signal clocked at X MHz. Now I want to have it interpolated by a 3x factor so that the output frequen...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Thanks for the clarification Kaz. The OP should keep the ast_sink_valid low for two clock cycles between each valid data then?