Forum Discussion
Altera_Forum
Honored Contributor
11 years agoIn the fir compiler GUI you will see list of single rate, interpolator/decimator. Then you enter the rate as 1 interpolation, 4 decimation. I don't know about your schematic approach.
once you run fir compiler it generates hdl file.