Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorfinal year project help needed in fir design
1. i m designing an fir filter actually what i m doing is representing the general fir equation in schematic logic using shift register in delay units, the multiplexer uses sel line common to bot...
Altera_ForumHonored Contributor
Honored Contributorcan't i do the analysis and sythesis of the package seperage ly of just saving the file add its up to work .all coz every time i compile the design it send top level entity no defined
