FBOUT must drive a pin

Hello, My PLL with feedback could simulated and synthesis for 400MHz; however, my Stratixiii only generated 200MHz instead of 400MHz. When I use SignalTap to probe the FBOUT, my synthesis ...