External core clock input (J70, J71) ALTERA stratix v gt

Hello all, could someone please explain what is the function of a fpga's core clock and the respective "external core clock input" SMAs? Can i connect these SMAs to 10MHz reference of an external ...