Ethernet Phy Fails to Link Between Marvell 88E111 PHY and Downstream port

I cannot seem to get a simple Marvell 88E111 PHY design to link to any external Ethernet port. Designing a prototype system with a Xilinx Ultra Scale FPGA. Embedded microprocessor only loaded with U-...