Altera_ForumHonored Contributor15 years agoerrors occur when I use ddr controller IP Hi, everybody. I use DDR IP in my design. first, I create a new project and set a blank .bdf as top entity. Then, I use plug_in manager create a DDR control. In my .bdf file, I...Show Moremultiple-attachments.zip80 KB
Altera_ForumHonored Contributor15 years agoCurrently I am getting the same error in Quartus 10. Anyone have a suggestion?screenshot.zip249 KB
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Power-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?