Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Error when uploading the code to the FPGA DE2-70

Hi all, I have followed the example you may find in tut_sopc_introduction_verilog.pdf Everything goes fine to the point where I need to upload the program... Then I get the following ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Yes, i have an sdc file, you find this file joined to this email, i don't close the opencore evaluation window. I put only one sdc file in the project ?

Thank you