Error when uploading the code to the FPGA DE2-70

When you see the opencore evaluation window, it is very important not to close it. If you do then the CPU will stop working.

Do you have a .sdc file with the timing constraints? The bare minimum would be one with a line that defines your clock input, although if you are using 50MHz without a pll you shouldn't run into too much timing problems yet.