Altera_Forum
Honored Contributor
8 years agoError in Modulesim verilog
my program is compile successfully without saving but when i save the project transcript shows error unexpected integers error module auto_segment (output [6:0]hex 0,input clk); integer c...