Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

error: expression is not constant

Hi, My code is as followed: signal cnt_clks : natural range 0 to 300; ... ... cnt_clks <= conv_integer(unsigned(time)) * 25; process(clk_50,...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

It doesnt matter how enc_delay is calculated - quartus only supports slicing an array with a constant. And in your case your code implies slicing a variable number of bits out of an array, which is not possible with VHDL.