Forum Discussion
Altera_Forum
Honored Contributor
14 years agoNot sure if this will fix your error, but I see one issues:
Change your always block from: // control logic block always @ ( Ctrl, A, B ) begin ... to // control logic block always @ ( * ) begin Your sensitivity list is incomplete, and can cause differences between synthesis and simulation..