Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

error 10482

I'm writing my vhdl code for a lab assignment. When I try to simulate, I get this error and don't understand what it means: Error (10482): VHDL error at LW6.vhd(15): object "down" is used but not dec...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

bit_vector(2 down to 0);

--- Quote End ---

Review your VHDL text book or a Altera Quartus example. You should write downto not down to.