Error (10198): Verilog HDL error at altera_merlin_width_adapter.sv

I created a Qsys component in VHDL where the rest of my design is in verilog. I created the Qsys system and I try to do a synthesis and get the following cryptic error : Error (10198): Verilog ...