Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Epm7128sti100-10n content read

Hi, I have a field returned application which is having CPLD IC - "EPM7128STI100-10N" device is configured and is supported by XJTAG with separate Connector. XJTAG Chain test is not passing an...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Hi,

the mentioned device has four pins used for boundary-scan testing/in-system programming (ISP) or as I/O pins, according to the programmed content. If these pins are switched to I/O then the device is accessible via parallel protocol for off-line programming only instead of serial JTAG protocol for ISP. The parallel programming protocol is supported with Altera Programming Unit APU from the manufacturer or the 3rd party programmers such as BPM, Data IO, Elnec or System General.

Or the CPLD is broken and further read-out is not possible. These devices have security bit for protection so read-out can lead to incorrect content if programmed with the security bit.

Regards,

Martin