Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

EPM7128S jtag configuration... pull-ups/downs?

Hi All,

The EPF10k10 fpga needs a couple of pull-ups / downs on most of the JTAG pins. Does the same hold for the EPM7128S series? I can't find a document detailing the nitty gritty...

Cheers,

Mux

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I can't find anything specific for MAX7000 parts either. However...

    These devices work perfectly well in JTAG chains containing Altera FPGAs which do, generally, have guidance on how to pull up/down the JTAG signals. Therefore, they must clearly operate quite happily with the same resistors.

    General rule off thumb: 1k pull down on TCK, 1k-10k pull up on TDI and TMS.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Thanks! I've seen some pretty exotic contraptions but I figured I'd ask here first. Most of them don't use ANY pull-ups but I figured better safe than sorry :-)