Altera_ForumHonored Contributor12 years agoEPM7128S jtag configuration... pull-ups/downs? Hi All, The EPF10k10 fpga needs a couple of pull-ups / downs on most of the JTAG pins. Does the same hold for the EPM7128S series? I can't find a document detailing the nitty gritty... Che...Show More
Recent DiscussionsMAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdcDoes the Post-Configuration BSDL Generator for Cyclone 10 LP require an NDA?EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)