Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

EP5357 powerup problem

Hi, i'm designing a power stage to my system where 3 EP5357HUI/LUI devices in parallel to produce voltages for FPGA. PowerSoCs are powered by first stage switcher which is built on TIs TPS61020 ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

I am working on a design that uses the EP5357HUI and we are also having the output voltage = input voltage problem. In our design Enable is tied through a 10k resistor to AVIN and PVIN. If we temporarily GND the Enable pin, then when Enable is released VOUTA = 1.8V as designed. We now suspect that Enable has to brought high AFTER AVIN and PVIN are ready. Is that correct?