EP4CE15M9I7N configuration

Question

Hello,

Any issue with below configuration?
As status, conf_done, MSEL, JTAG are using different pull up supply voltage, I am not sure if there is any issue.

nuraiman_m_intel · Answer

Hi,Thank you for contacting Intel community.Please refer to Cyclone IV pin connection guidelines. You can get the Cyclone IV handbook from the link below, and download the pin connection guidelines from the handbook.https://www.intel.com/content/www/us/en/products/details/fpga/cyclone/iv/docs.html?s=NewestRegards,Aiman

xqshen · Answer

I think I followed the guide.
As status, conf_done, MSEL, JTAG are using different pull up supply voltage, do you see any issue?

nuraiman_m_intel · Answer

Hi,It is advisable to follow pin connection guidelines as the guideline was tested and approve by Intel.Regards,Aiman

xqshen · Answer

I appreciate if you can direct answer my question .

nuraiman_m_intel · Answer

Hi,We do not know the potential risk,   apart from our connection guidelines as we have not tested it. Apologize for the inconveniences.Regards,Aiman

Forum Discussion

EP4CE15M9I7N configuration

6 Replies

Recent Discussions

MAX 10 FPGA POR trip Levsl and tRAMP

QSPI DDR Interface with Cyclone10LP: Maximum frequency

MAX10 fiftyfivenm encrypted module

PCIe not working (no enumeration) Agilex™ 5 FPGA E-Series 065B Modular Development Kit

Does the 1SG280LU2F50E2VG support bitfile encryption