Altera_ForumHonored Contributor15 years agoEP2C20Q240C8N and giga ethernet Thank you for your reply. 1- Regarding the input clock frequency “fHSCLK”, from the previous mentioned tables, the lowest value of its maximum is 155.5MHZ. So, the lowest value of the max...Show More
Recent DiscussionsImplementation of lower data rate.Error (209014): CONF_DONE pin failed to go high in device 1.eFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8