Forum Discussion
Altera_Forum
Honored Contributor
16 years agoThe problem is surely caused by missing connectivity of the component in the full design. Missing clock, component held inadvertently in permanent reset or no design output depending on the respective component are possible reasons.
Please consider, that minimization of logic is an important feature of a design compiler. Unfortunately it also allows you to remove your complete design logic by omitting just one signal connection.