Forum Discussion

yangz's avatar
yangz
Icon for New Contributor rankNew Contributor
1 month ago

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Hi Altera Support Team, We are trying to install two Micron 32GB 2Rx4 RDIMMs on the Agilex 7 I-Series FPGA Development Kit, PCB Rev. A (DK-DEV-AGI027R1BES), and would like to confirm the correct EMI...
Configuration
Programmable Logic Device
yangz's avatar
yangz
Icon for New Contributor rankNew Contributor
18 days ago

Yes, we want to enable 2-DPC with external DDR4 DIMMs configuration. Is there any reference pin assignment for that? 

yoichiK_altera's avatar
yoichiK_altera
Icon for Contributor rankContributor
16 days ago

Here is 3C/3D bank information for you.

  • yangz's avatar
    yangz
    Icon for New Contributor rankNew Contributor
    14 days ago

    Hi,

    Thank you for providing the design file for ddr4_ddimm. I believe we will also need the file for ddr4_ddimm2 to enable the 2-DPC design. Could you please provide that as well?

    • yoichiK_altera's avatar
      yoichiK_altera
      Icon for Contributor rankContributor
      13 days ago

      Hi

      In DDR4 2DPC, CS#, CKE, and ODT are independent per DIMM; everything high‑speed (address, clock, data) is shared per channel.