Forum Discussion

New Contributor

7 years ago

Efficient Signed Multiplier with good timing

I am making a signed multiplier for that i have created half adder, full adder, ripple carry adder and then finally a multiplier. The code is shown below. How can i make it faster to achieve better t...

Regular Contributor

7 years ago

Hi,

As I understand it, your final goal is to create a FIR filter operating at 100MHz. For your information, we have had FIR II IP available which could help to implement FIR filter operation. Just wonder if you have had a chance to take a look into our FIR II IP to see if it can meet your target requirement?

Forum Discussion

Efficient Signed Multiplier with good timing

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information