Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

DS-5 debug problem！

I use the ds-5 to debug ucosii on terasic DE-1 SOC. I want to control the FPGA PIO and I add the altera API to do this. But when I debug the program, commands window shows that “Target Message: ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Both your projects located on D: with SoC EDS and occupy a long time to compiling.

May not include hard path to includes and compilator tools to EDS project and use external system variable as "set SoC_Dir=D:\Altera\14...". In Embedded Command Shell even exist "SOCEDS_DEST_ROOT" for this puspose and run "eclipse" from console.

Your address 0x00100000 is from linker-script "cycloneV-dk-ram-hosted.ld", which used in 166th line of "Makefile" !

In previous version was used only "ucosii.lds" with 64K of "hi" mem FFFF0000, and with adding HWLIB project size exceed 64K and somebody add new region"ram" from this .ld.

I change this .ld to "altera-socfpga-hosted.ld" from other example, and in "ucosii.map" not seed 0x00100000 region, only 0x02000000, loadable to DDR correctly.

However, in Altera examples meet both "altera-socfpga-hosted.ld" and "cycloneV-dk-ram-hosted.ld", and both work in its projects ! It is uncomprehensible.

And after loading ucosii.axf can't stop running in main() -- this symbol is not found, I change init-script to usual for _GNU-example-applications to big "debug-hosted.ds": there present necessary init of DDR with Preloader and then loading of ucosii.axf.