Forum Discussion
Altera_Forum
Honored Contributor
16 years agoDid you check the CONFIG_DONE signal from the FPGA?
Is the "point" port assigned to the correct pins? Do you have any warning when you compile the design?Did you check the CONFIG_DONE signal from the FPGA?
Is the "point" port assigned to the correct pins? Do you have any warning when you compile the design?