Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Don't optimize away method issue need your help

Hi all: I am using EPM7512AETC144-12 device. There many trigger signals need to be delayed in my design. For the limitation of the resource, i use gate delay to archive this function. I ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

"Warning: LATCH primitive "inst37" is permanently enabled"

--- Quote End ---

Yes, the warning says just what you have written in your code. It's a warning, not an error.

You didn't tell, what's in the "gatedl" block. But I guess, it's a logic cell delay chain, that is simply ignored by the compiler. Right?

Did you read my post in your previous same-topic thread? The CPLD synthesis tool doesn't support "keeping" of redundant logic cells, even by synthesis attributes.