Does User clock frequency in QSYS for HPS-to-FPGA clock work?

We have a project using Quartus 13.1 and are trying to configure the HPS-to-FPGA user0 clock to be 50 MHz (instead of 100). The dialog seems to take 50 MHz fine, but when we generate the handoff fil...