do the intel fpga need a global reset signal or not ? If needed, the reset signal should be input using special IO pin or not?

Quartus will decide whether or not to promote the reset to use Global network based on several factors (i.e fanout). You can internally generate a reset source. If you decide to use an input pin, make sure to synchronize them to avoid metastability issue.