Forum Discussion

New Contributor

5 years ago

DMA Controller with external DREQ/DACK mechanism on CPLD or FPGA

Hello everyone, I've been working with microcontrollers for quite some time now. I have never used a CPLD or FPGA for any of the projects I worked on. I don't know why the idea seems intimidating f...

EricMunYew_C_Intel

Frequent Contributor

5 years ago

You can refer to below reference:

https://fpgacloud.intel.com/devstore/platform/15.1.0/Standard/max10-10m50-development-kit-ghrd-with-nios-iiddr3qspi-flashethernetmsgdmauartadc-with-linux/

Forum Discussion

DMA Controller with external DREQ/DACK mechanism on CPLD or FPGA

Recent Discussions

Marking codes of CY10CL040YF484

Unable to scan JTAG chain, TCK only 2V

Cyclone 10 LP Bitstream Compression Failing

Updated .brd file for Stratix 10 GX dev kit

Agilex 5 D-Series HVIO IOPLL runtime reconfiguration: C0 write succeeds, but output remains 100 MHz