Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Difficulty reading into FPGA SDRAM from HPS

Hi,

I am running a slightly modified version of GHRD from rocketboards on my Cyclone V Dev Kit. Right now I am having difficulty trying to read

from FPGA SDRAM in Linux, which I connected to H2F bridge. The strange thing is, I can write to it, but when I try to read, it just hanged.

I am quite new in FPGA, if anyone has experienced the same thing, or has any clue to what have caused this, I appreciate if you could help me.

This is how I connected the SDRAM controller:

https://www.dropbox.com/s/o3snhlg0r1cnchd/fpga.png

and settings:

https://www.dropbox.com/s/e6vuxqwim0cczvw/configsdram.png

Thanks.

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    After debugging with SignalTap, it seems that my local_cal_fail is asserted high, and local_init_done is low..

    What can cause this?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I solved this, the reason is timing error (slack too much) :

    1. Use afi_clk to drive both h2f axi master and the fifos

    2. Use higher frequency on fpga_clk_50 to 125mhz