detect a signal was at 1

Question

Hello,

I would like to know if there is a simple block diagram function that can detect if a signal is or was at 1? So a block diagram that has an output signal that is always at 1 from the moment where there is a rising edge on a signal.

Thanks

altera_forum · Answer

an or gate with the output connected to one of it's input is the simplest latch. Would require a power cycle to reset.

altera_forum · Answer

You can also try the Dlatch primitive in the Quartus II.

Forum Discussion

detect a signal was at 1

2 Replies

Recent Discussions

FFVH-ICS-0923-00（1SM21BHU2F53E2VGNE）failed at ESS-HOT test

Agilex 7 R-Tile RBES FPGA – CXL Device Enumeration Failure with CXL IP Design Example

Agilex 7 R-Tile RES FPGA – CXL Device Enumeration Failure with CXL IP Design Example

Estimate the power consumption of the MAX 10 device 10M08SLV81I7G

Device migration about DD and DA