Altera_ForumHonored Contributor12 years agoDesign Environment (Desktop Performance) FPGA is Big Enough, but the simulation takes too long. When we try to design with the actual target board, the timing simulation might take pretty long time with bigger logics. Recently, I wa...Show Morecaptureimg.bmp269 KB
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10