Altera_ForumHonored Contributor11 years agoDesign Environment (Desktop Performance) FPGA is Big Enough, but the simulation takes too long. When we try to design with the actual target board, the timing simulation might take pretty long time with bigger logics. Recently, I wa...Show Morecaptureimg.bmp269 KB
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?