Altera_ForumHonored Contributor16 years agoDemultiplexer with latched value I am using a demultiplexer with six output registers. The code is pretty simple. process(X,sel) begin case sel is when "000"=> A <=X; when "001" => B <=X; when "01...Show More
Altera_ForumHonored Contributor16 years agoThanks Uk Fixer. I found a solution added a clock to sensitivity list.
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit