Altera_ForumHonored Contributor16 years agoDemultiplexer with latched value I am using a demultiplexer with six output registers. The code is pretty simple. process(X,sel) begin case sel is when "000"=> A <=X; when "001" => B <=X; when "01...Show More
Altera_ForumHonored Contributor16 years agoThanks Uk Fixer. I found a solution added a clock to sensitivity list.
Recent DiscussionsCannot access SSLC portal for Questa LicenseWhy does PTA show zero W for F-tiles in Hierarchical Design EditorFPGA ECCN RequestAGRW027R28A2I2V Thermal ModelAGMF039R47A1E2V Compact Thermal ModelSolved