Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordelay in verilog
How can I insert one delay in a program but not in a simulation in verilog!?
Altera_ForumHonored Contributor
Honored ContributorEnclosing the chain of regxx <= regyy assignments in an always @(posedge clock) block would do the job.
