Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordelay in verilog
How can I insert one delay in a program but not in a simulation in verilog!?
Altera_ForumHonored Contributor
Honored Contributoredit, still working about.
Honored ContributorHonored Contributoredit, still working about.
