Altera_ForumHonored Contributor15 years agodelay in verilog How can I insert one delay in a program but not in a simulation in verilog!?
Altera_ForumHonored Contributor15 years agoi don't know how use PLL!!:( but my fpga have pin with PLL!!!
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew