Altera_ForumHonored Contributor14 years agoDefault Value for Bidirectional differential signal Hey everyone, I am creating a parametrized project which synthesizes a DDR2 controller only when the user specifies it is needed via a generate statement. There are 2 differential clock pins wh...Show More
Altera_ForumHonored Contributor14 years agoDon't you have tristate option of unused pins in the project settings?
Recent DiscussionsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customer