Forum Discussion

Honored Contributor

10 years ago

Dedicated Clock Input Pins in Arria V

Good day. There is one question about “dedicated clock pins CLK[23..0]p,n”. In pin connection guidelines it is stated that these pins are dedicated positive and negative clock input pins, that ca...

Altera_Forum

Honored Contributor

10 years ago

Hi, the dedicated clock pins can be used for data input pins for differential I/O standard. When you use the single-ended I/O standard, only the CLK[0:23]p pins serve as the dedicated input pins to the PLL

You can refer to the pin connection guidelines for more details about this CLK[0:23][p:n]

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/arria-v/pcg-01013.pdf

Forum Discussion

Dedicated Clock Input Pins in Arria V

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication