[DE2 Board]If Sram is to be acessed both by NIOS and another Avalon Master Component

Hi, I am creating a Avalon-MM-Master component that is able to read data from and write data to SRAM chip. In the design SRAM is slave to both CPU and the Avalon master component. After compil...