Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

DE2-115 SDRAM without NIOS

I'm trying use the SDR SDRAM on the DE2-115 FPGA development board in verilog. I can't use NIOS as the interrupts aren't fast enough for my application. As far as I can tell I have 2 options: ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

--- Quote Start ---

Trial and error seem to be the way forward as the datasheets are slightly inaccurate.

--- Quote End ---

James, can you please share any particular issues that you worked around that might help others as they embark on building their own SDRAM controllers? Any hints or suggestions? Any particular methods you used PLLs or registers or IOBUFs or other FPGA chip features aside from raw HDL that helped?

Thanks,

Doug