Forum Discussion

VROGE2's avatar
VROGE2
Icon for Occasional Contributor rankOccasional Contributor
5 years ago
Solved

DE2-115 Maximum Clock Speed

I am multiplying the 50MHz clock on a DE2-115 using a Phase Locked Loop. I have been able to multiply the clock and I have verified that it works up to 200MHz. My question is how fast can I get the clock to go before I start to experience errors.

Thanks in advance

3 Replies

  • Rahul_S_Intel1's avatar
    Rahul_S_Intel1
    Icon for Frequent Contributor rankFrequent Contributor
    5 years ago

    HI ,

    If , I reiterate you question , you need to understand what is the maximum frequency output we can get from the PLL output , if the input frequency is 50Mhz

  • VROGE2's avatar
    VROGE2
    Icon for Occasional Contributor rankOccasional Contributor
    5 years ago

    HI Rahul,

    I understand that I am able to reach 200MHz because I can see the 200MHz waveform on my Oscilloscope. However, past 200MHz I begin to reach the Bandwidth limit on my oscilloscope so I cannot confirm one way or another if I am actually reaching the speeds at which I am programming the PLL.

    So my questions are the following:

    What is the Maximum Operating Frequency that the DE2-115 can operate at without experiencing errors?

    What is the maximum frequency output I can get from the PLL?

    This is the first time that I am multiplying the clock on an FPGA. I am aware that the FPGA itself is optimized to run at 50MHz but I do not know how far I can push the operating frequency before it starts to behave incorrectly.