Altera_ForumHonored Contributor12 years agoDE1 Cyclone v SOC GPIO and Ethernet Hi, I'm new to the world of FPGAs and I am looking for some advice/help. I require a project to read ADC values from the Terasic ADA_THDB GPIO version. The SOC needs to wait for an Etherne...Show More
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?