Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

DDS designed by FPGA

Can I get a guideline if I have to design a DDS with an FPGA?

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    9 years ago

    There's a lot of information on the internet about this if you search. Or this may do what you need:

    https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_nco.pdf

Recent Discussions

  • fhw72's avatar
    Using Clocklock+Clockboost on EPF10K100GC503-3DX with Quartus 9.0SP2. How?
    2 days ago
    fhw72
  • Steve-534B46's avatar
    Asynchronous FIFO and discontinuous write clock
    2 days ago
    Steve-534B46
  • FabianL's avatar
    Arria 10: Remote Update Watchdog unpredicted behavior
    3 days ago
    FabianL
  • Hachiware's avatar
    Estimate the power consumption of the MAX 10 device 10M08SLV81I7G
    3 days ago
    Hachiware
  • SeongLim's avatar
    [USB-Blaster] Detected as "USB-Blaster Variant" on SLES12 – Causing Detection Issues
    3 days ago
    SeongLim
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo