DDR3 UniPHY Example Design simulation problem

I am trying to simulate my testbench based on DDR3 Example Design controller model. Briefly; I use the DDR3 memory as dual port, under "Controller Settings" tab Number of ports:2. One of them is wr...