Altera_ForumHonored Contributor12 years agoDDR3 Uniphy altera example design error in Modelsim Hi, I'm trying to simulate the DDR3 Uniphy Memory controller example design in Modelsim, but I keep getting errors. I did everything Altera said in its readme.txt file. Nothing helps... In Mod...Show More
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication