Altera_ForumHonored Contributor11 years agoDDR3 Uniphy altera example design error in Modelsim Hi, I'm trying to simulate the DDR3 Uniphy Memory controller example design in Modelsim, but I keep getting errors. I did everything Altera said in its readme.txt file. Nothing helps... In Mod...Show More
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsMAX 10 FPGA Programming Failure via JTAG – nSTATUS & CONFIG_DONE as No ConnectB32A (1591) Package Mechanical DrawingRequest for Cyclone V Pinout File InformationAgilex5 A5EB013BB23BE4S BSDL