Forum Discussion

Honored Contributor

8 years ago

DDR3 Testing

We are now about to test a new design with a DDR3. We are planning to first connect the DDR3 to our NIOS and do a full memory test of different addresses with differing values, most probably utilizin...

Altera_Forum

Honored Contributor

8 years ago

Hi,

You can make use of Altera EMIF example design for the testing:

https://www.altera.com/documentation/hco1416493470528.html#hco1416493106997

The example design have a traffic generator component that will train the DDR3 read write and issue pass/fail flag after the rd/wr test.

(This message was posted on behalf of Intel Corporation)

Forum Discussion

DDR3 Testing

Recent Discussions

DK-DEV-AGI027-RA QSPI Verification Fails

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew